

# RS-232 → IEEE 488 INTERFACE CONVERTER



#### COPYRIGHT NOTICE

The Interface Converter firmware and documentation is protected by a copyright. Purchasers of the Interface Converter are licensed for a single installation and may copy and use the programming examples contained in this manual. No other parts of this manual may be reproduced or transmitted in any form or by any means, electronic, optical or mechanical without express written consent.

# TABLE OF CONTENTS

SECTION		PAGE
1 1.1 1.2 1.3	INTRODUCTION Description	5
2 2.1 2.2 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 2.2.6 2.2.6.1 2.2.6.2 2.2.7 2.2.8 2.2.9 2.2.10 2.2.11 2.2.12	Inspection	. 7 . 9 . 11 . 11 . 12 . 12 . 12 . 14 . 15 . 15 . 16 . 16
3 3.1 3.2 3.3 3.4 3.4.1 3.4.2 3.4.3 3.4.4 3.4.5 3.5.1 3.5.1 3.5.2 3.5.3	IEEE 488 PRIMER History General Structure Send it to My Address. Bus Management Lines ATN (Attention) IFC (Interface Clear). REN (Remote Enable) EOI (End or Identify). SRQ (Service Request). Handshake Lines DAV (Data Valid) NRFD (Not Ready for Data) NDAC (Not Data Accepted) Data Lines	19 22 22 22 22 23 23 23 23

### TABLE OF CONTENTS

SECTION		PAGE
3.7 3.7.1 3.7.2 3.7.3 3.7.4 3.7.5 3.7.6 3.7.7 3.7.8 3.7.9 3.7.10 3.7.11 3.7.12 3.7.13 3.7.14 3.7.15 3.8 3.8.1 3.8.2	Multiline Commands. GTL (Go to Local). LAG (Listen Address Group) UNL (Unlisten). TAG (Talk Address Group) UNT (Untalk). LLO (Local Lockout). DCL (Device Clear). SDC (Selected Device Clear). SPD (Serial Poll Disable). SPE (Serial Poll Enable). GET (Group Execute Trigger). TCT (Take Control). SCG (Secondary Command Group) PPC (Parallel Poll Configure). PPU (Parallel Poll Unconfigure) More on Service Requests. Serial Poll. Parallel Poll.	24 24 25 25 25 25 25 25 25 26 26 26 26 27
4 4.1 4.2 4.2.1 4.3 4.4 4.5 APPENDIX A	SERVICE INFORMATION Theory of Operation	29 29 30 31 32
APPENDIX C APPENDIX D	Dumb Terminal Program  IEEE Command and Address Messages Controller Pass-Thru Diagram	35 36

#### SECTION 1

#### INTRODUCTION

#### 1.1 DESCRIPTION

The Interface Converter provides transparent communication from an RS-232C computer to an IEEE 488 printer, plotter or other device. It also can be used to control an RS-232C device, such as a printer or terminal, from an IEEE 488 host computer.

As an RS-232C to IEEE 488 converter, the Interface Converter receives data from an RS-232C host computer. It then automatically performs the bus sequences necessary to send this data to the IEEE 488 device. If desired, data can be requested from the IEEE 488 device and returned to the host.

As an IEEE 488 to RS-232C converter, the Interface Converter is a peripheral to an IEEE 488 controller. Data received from the controller is sent to the RS-232C device, and data received from the RS-232C device is buffered for transmission to the IEEE 488 controller. The Interface Converter can inform the host, by issuing a Service Request, that it has received data from the serial device.

#### 1.2 SPECIFICATIONS

#### Serial Interface

EIA RS-232C: 7(AB), 2(BA), 3(BB), 4(CA), 5(CB)

Character Set: Asynchronous bit serial

Duplex: Full with switch selectable echo/no-echo

Data: 7 or 8 (switch selectable)
Stop Bits: 1 or 2 (switch selectable)

Parity: Switch selectable on transmit for odd, even, mark,

space or disabled. (Parity transmitted but not

tested)

Baud Rates: 110, 300, 600, 1200, 1800, 2400, 3600, 4800, 7200,

9600 and 19200 (switch selectable)

Terminator: Switch selectable CR, LF, CR-LF or LF-CR.

Control: Supports Clear t Send (CTS), Request to Send (RTS)

and switch selectable XON/XOFF.

Serial I/O Buffers: 4000 Characters each

Output Voltage: +/- 3.5 volts minimum (RL = 3K ohms)

Input Voltage: +/- 3.0 volts minimum: +/- 15 volts maximum

Connector: 25-Pin Sub-D male: DCE configured

#### IEEE 488-1978 Interface

SH1, AH1, T6, TEO, L4, LEO, SR1, PPO, RLO, DC1, CO, E1

Terminator: Switch selectable CR, LF, CR-LF, LF-CR with EOI Connector: Standard Amphenol 57-20240 with metric studs

#### General

Indicators:

LEDs for Talk, Listen, Send, Receive and Power

Power:

105-125 [USA]; 60 Hz or 210-250 [European];

50 Hz; 7 VA MAX.

Power Supply

Requirements: 1A, 9 volts

Current Draw: .5A Mean Time Between

Failures:

40,000 hrs.

Environment:

Ø to 35'C; Ø to 70% RH.

Dimensions:

190mm deep x 138mm wide x 68mm high (7.5" x 5.4"

x 2.7")

Weight:

1.1kg (2.5 lbs)

Controls:

Power Switch (rear panel).

Internal DIP switches for RS-232C and IEEE

variables.

#### 1.3 ABBREVIATIONS

The following IEEE 488 abbreviations are used throughout this manual.

addr n IEEE bus address "n" ATN Attention line CAController Active CO Controller CR Carriage Return data Data String DCL Device Clear GET Group Execute Trigger GTL Go to Local LAListener Active

LAG Listen Address Group

LF Line Feed
LLO Local Lock Out
MLA My Listen Address
MTA My Talk Address

PE Peripheral

PPC Parallel Poll Configure
PPU Parallel Poll Unconfigure

SCSystem Controller SDC Selected Device Clear SPD Serial Poll Disable SPE Serial Poll Enable SRQ Service Request TATalker Active TAD Talker Address TCT Take Control term Terminator UNL Unlisten UNT Untalk

Unasserted

#### SECTION 2

#### GETTING STARTED

#### 2.1 INSPECTION

The Interface Converter was carefully inspected, both mechanically and electrically, prior to shipment. When you receive the interface, carefully unpack all items from the shipping carton and check for any obvious signs of physical damage which may have occurred during shipment. Immediately report any such damage found to the shipping agent. Remember to retain all shipping materials in the event that shipment back to the factory becomes necessary.

#### 2.2 CONFIGURATION

Three DIP switches internal to the Interface Converter set the configuration of the interface.

#### NOTE


Most selectable functions are read ONLY at power-on and should only be set prior to applying power to the interface. The following figures illustrate the factory default conditions which are:

#### Serial Port:

9600 Baud - No Parity 8 Data Bits 2 Stop Bits Terminator = LF XON/XOFF Disabled Echo Disabled

#### IEEE:

Mode = IEEE 488 Controller Address = 10 Terminator = LF, EOI Disabled Talk-Back on TE Enabled Talk-Back on TO Enabled



Note that the Interface Converter comes configured as an IEEE controller. In this mode the Interface Converter is designed to allow an RS-232 computer to communicate with an IEEE peripheral such as a plotter. The Interface Converter may also be configured as an IEEE peripheral. As an IEEE peripheral the Interface Converter allows an IEEE controller or computer to communicate with RS-232 peripherals. For more details about these modes refer to Section 2.2.6.

To modify any of these defaults, follow this simple procedure: Disconnect the power supply from the AC line and from the interface. Disconnect any IEEE or serial cables prior to disassembly.


#### WARNING

Never open the Interface Converter case while it is connected to the AC line. Failure to observe this warning may result in equipment failure, personal injury or death.

Place the interface upside down on a flat surface. Remove the four (4) screws located near the rubber feet. Return the interface to the upright position and carefully remove the top cover. Modify those parameters which are appropriate for your installation and then carefully re-assemble the interface using the reverse of the procedure described.

#### 2.2.1 SERIAL BAUD RATE SELECTION


S1-1 through S1-4 determine the serial baud rate. The factory default is 9600 baud. The baud rate may be selected from 110 to 19200.




#### 2.2.2 XON/XOFF SERIAL CONTROL SELECTION

Switch S1-5 is used to enable XON/XOFF serial control. When enabled, the Interface Converter issues XOFF when its serial input buffer is full. When it is able to accept more information it issues XON. The Interface Converter also accepts XON/XOFF on transmit from the serial device it is communicating with. RTS/CTS serial control will remain active even if XON/XOFF is enabled. The CTS input of the Interface Converter should be wired to the +V test if it is not used. The factory default is XON/XOFF disabled.

Sl View for XON/XOFF Serial Control






Xon/Xoff Disabled

Xon/Xoff Enabled


#### 2.2.3 SERIAL WORD LENGTH SELECTION

S1-6 determines the number of bits per each serial character transmitted or received. The factory default is 8 data bits.

Sl View of Serial Word Length (Data Bits)









7 Data Bits

# 2.2.4 PERIPHERAL (PE) SRQ ENABLE/ CONTROLLER (CO) TALK-BACK ON TE ENABLE

The function of switch S1-7 depends on the current operating mode of the Interface Converter (see Section 2.2.6). In the IEEE Peripheral (IEEE 488 to RS-232C) mode it enables the interface to assert the SRQ IEEE bus interface line to indicate that it has received data from the serial device. In the IEEE Controller (RS-232C to IEEE 488) mode it is used to determine whether the interface should, after sending the IEEE Bus Terminators (TE), address the attached bus device to talk. Refer to Section 2.2.6 for a more complete description of these modes and features. The factory default is Talk-Back enabled.

#### S1 VIEW FOR PE SRQ AND CO TALK-BACK ON TE ENABLE






PE SRQ Disabled
CO Talk-back Disabled

SRQ Enabled Talk-back Enabled


#### 2.2.5 SERIAL STOP BIT SELECTION

Switch SW1-8 determines the number of stop bits contained in each serial character transmitted and received. The factory default is 2 stop bits.

SW1 VIEW FOR SERIAL STOP BIT SELECTION








2 Stop Bits


#### 2.2.6 MODE SELECTION

S2-1 sets the major operating mode of the Interface Converter, either IEEE Peripheral mode, or IEEE Controller mode. The factory default is the IEEE Controller mode.

S2 VIEW FOR MODE SELECTION







IEEE Peripheral

#### 2.2.6.1 IEEE CONTROLLER MODE

The IEEE Controller mode allows a serial host device to send data to a single IEEE bus peripheral. Applications include interfacing a listen-only or addressable IEEE printer/plotter to a serial printer port.

The IEEE device address is set with S3-1 through S3-5 [Refer to Section 2.2.11]. These switches set the address of the IEEE device that will be controlled, not the address of the Interface Converter. The address of the Interface Converter is automatically adjusted so that address conflicts will not occur.

Once the Interface Converter has initialized itself after poweron, it addresses the selected IEEE device to listen with the following bus sequence:

#### ATN@MTA, UNL, LAG, \*ATN

Note that the IEEE bus device must be ready before the Interface Converter is turned on. Otherwise, the IEEE bus device will not receive the listen sequence, and the Interface Converter will be unable to communicate with it.

The data received from the serial host is placed into a circular serial input buffer. Simultaneously, characters are removed from that buffer and sent to the IEEE bus device. The serial terminator(s), if present, [as described in Section 2.2.8] are not sent. Instead, the IEEE terminators [as described in Section 2.2.12] are sent in their place.

So long as the serial input buffer is not empty the Interface Converter will continue to send data from it to the IEEE bus device. If the serial input buffer is emptied, then, if enabled, the Interface Converter will command the IEEE bus device to talk. This feature allows the Interface Converter to be used as a controller with devices, such as plotters, that return status and other information to the host computer.

When the serial input buffer becomes empty the Interface Converter checks the last characters sent to the IEEE bus device. If these were the IEEE bus terminators, the Talk-Back on Terminator [Section 2.2.4] is enabled and the IEEE bus device is addressed to talk. If the characters were not the IEEE bus terminators, the Talk-Back on Time-Out is enabled and the Interface converter waits 70 milliseconds. If no serial character has been received by then, the IEEE bus device is addressed to talk. The choice of talk-back modes depends strongly on the type of device and software being used. For most plotter applications both Talk-Back on Terminator and Talk-Back on Time-Out should be enabled.

When the Interface Converter addresses the IEEE bus device to talk, it uses the following bus sequence:

#### ATN@UNL, MLA, TAG, \*ATN

The Interface Converter then accepts data from the IEEE device and returns it to the host until the IEEE terminators are detected.

The IEEE bus terminators are replaced by the serial terminators and these are then sent to the host. If the IEEE device has been addressed to talk but does not respond or finish transmission by the time additional characters are received into the circular serial input buffer, the talk sequence will be aborted to allow additional serial information to be sent to the IEEE device.

A control diagram is included in Appendix D which outlines the control flow for the IEEE Controller mode.

#### 2.2.6.2 IEEE PERIPHERAL MODE

This mode is useful in interfacing a serial device such as a printer to an IEEE controller. Data which is sent by the IEEE controller to the Interface Converter is transmitted out its serial port. Data received from the serial device is buffered by the Interface Converter until read by the IEEE Controller.

The Interface Converter can buffer approximately 4000 bytes of data in each direction. When the IEEE input buffer is full, the Interface Converter will refuse to accept more data from the IEEE controller by preventing completion of the bus handshaking sequences. When the serial input buffer is full it will refuse to accept more data by negating its RTS output and, if enabled, by sending XOFF.

The following methods may be used by the IEEE controller when outputting data to the Interface Converter:

If the controller does not mind waiting an indefinite time for the serial device to become ready, then the data can simply be sent to the Interface Converter. If the serial device stops accepting data, the bus controller will be held up by the Interface Converter until the serial device becomes ready again. This type of control might be appropriate in a single user environment.

If the controller is set to detect a time-out error, then it will do so if the serial device stays not-ready for long. The error can be used to alert the operator to the problem, such as a printer out of paper, so that it can be corrected. If the controller then restarts transmission exactly where it left off, no data will be lost.

Finally, if the controller must avoid waiting for the serial device, it can serial poll the Interface Converter. The most significant bit [D108] of the serial poll byte is set to a logic "1" when the IEEE input buffer is not empty. If it is not empty, the controller should avoid sending any more data to the Interface Converter. If this bit is a logic "0", then the serial device has accepted all previous data and the controller may send more.

When data is sent by a serial device to the Interface Converter it is placed in a circular serial input buffer. When the serial terminator is received, D105 of the SPOLL byte is set to indicate to the IEEE controller that data has been received from the serial device. Once the data is read by the IEEE controller this bit is reset. If the PE SRQ switch [Refer to Section 2.2.4] is enabled, the Interface Converter will assert the IEEE bus SRQ line and set bit D107. The IEEE controller must perform a serial


poll on the interface to clear the SRQ.


Note that data sent from the serial device must be terminated by the serial terminator(s) to be recognized. Also, the Interface Converter must be configured to respond to those terminators. The choice of appropriate terminators may be determined by inspection of the serial device instruction manual.

#### 2.2.7 CONTROLLER TALK-BACK ON TIME-OUT (TO) ENABLE

Switch 2-2 selects whether, in the IEEE Controller (RS-232 to IEEE 488) mode, the Interface Converter should address the attached bus device to talk when the Interface converter has nothing more to send. Refer to Section 2.2.6 for details.

S2 View for CO Talk-Back on Time-Out Enable






Talk-Back Disabled


Talk-Back Enabled

#### 2.2.8 SERIAL TERMINATOR SELECTION

S2-3 and S2-4 select the serial terminators for the serial input and output. The factory default is LF.

S2 View for Serial Terminator





#### 2.2.9 SERIAL ECHO SELECTION

Serial data sent to the Interface Converter will be echoed back if S2-5 is set to the open position. Factory default is Echo Disabled.

S2 View for Echo






15

#### 2.2.10 SERIAL PARITY SELECTION

Serial Parity is selected with S2-6 through S2-8. The Interface Converter generates the selected parity during serial transmissions but it does not check parity on data received. The factory default is parity disabled.


S2 View for Serial Parity Selection



#### 2.2.11 IEEE ADDRESS SELECTION

S3-1 through S3-5 select the IEEE bus address of the Interface Converter when in the IEEE Peripheral mode. These same switches are used in the IEEE Controller mode to select the address of the device that will be controlled. [Refer to Section 2.2.6.1]. The address is selected by simple binary weighting with S3-1 being the least significant bit and S3-5 the most significant. The factory default is address 10.


S3 View for IEEE Bus Address Selection



#### 2.2.12 IEEE BUS TERMINATOR SELECTION

S3-6 through S3-8 set the IEEE bus terminators used for data sent or received by the Interface Converter. Factory default is LF with EOI disabled.

#### S3 View for IEEE Bus Terminators



#### 2.3 OPERATION

After setting the defaults of the Interface Converter and reassembly of the unit, plug the power supply connector into the rear jack on the interface.

#### CAUTION

Never install the power supply into the interface while it is connected to AC line power. Failure to observe this caution may result in damage to the Interface Converter.

#### WARNING

The power supply provided with the interface is intended for INDOOR USE ONLY. Failure to observe this warning could result in equipment failure, personal injury or death.

After installing the power supply connector into the interface, plug the power supply into AC line power. Place the rear panel power switch in the ON [1] position. All the front panel

indicators should light for approximately one second while the Interface Converter performs an internal ROM and RAM self check At the end of this self check all indicators except POWER should turn off.

If any of the lights remain lit a self-check error has occurred. In this case the SEND light indicates a ROM checksum error and the RECEIVE light indicates a RAM error. Should such an error occur, turn the rear panel switch to the OFF  $[\emptyset]$  position and retry the above procedure.

If the front panel indicators do not flash and the POWER indicator does not remain lit there may not be any power supplied to the interface. In this event, check the AC line and the rear panel connection of the power supply for proper installation. If the problem is unresolved, refer to the Service Information section of this manual.

If proper operation is obtained, connect an interface cable to the rear of the Interface Converter [25-Pin Sub-D]. Connect the other end to the host's serial port. Except for connecting IEF bus instruments, the Interface Converter is installed and ready to use.

#### WARNING

The Interface Converter makes its earth ground connection through the serial interface cable. It should only be connected to IEEE bus devices after being first connected to the host. Failure to do so may allow the Interface Converter to float to a bus device test voltage. This could result in damage to the interface, personal injury or death.

#### SECTION 3

#### IEEE 488 PRIMER

#### 3.1 HISTORY

The IEEE 488 bus is an instrumentation communication bus adopted by the institute of Electrical and Electronic Engineers in 1975 and revised in 1978. The Interface Converter conforms to this most recent revision designated IEEE 488-1978.

Prior to the adoption of this standard, most instrumentation manufacturers offered their own versions of computer interfaces. This placed the burden of system hardware design on the end user if his application required the products of several different manufacturers. The popularity of the IEEE 488 interface (sometimes called the General Purpose Interface Bus or GPIB) is due to the total specification of electrical, mechanical, data transfer and control. This moved the responsibility of the user from system hardware design to high level software that was specific to the measurement application.

#### 3.2 GENERAL STRUCTURE

The main purpose of the GPIB is to transfer information between two or more devices. A device can either be an instrument or a computer. Before any information transfer can take place it is first necessary to determine who will do the talking and who will be allowed to listen. The decision of who will talk and who will listen usually falls on the system controller.

The system controller is similar to a committee chairman. On a committee, only one person may speak at a time and the chairman is responsible for recognizing members and allowing them to have their say. On the bus, the device which is recognized to speak is the active talker. There can only be one talker at a time if the information transferred is to be clearly understood by all. The act of "giving the floor" to that device is called addressing to talk. If the committee chairman can not attend the meeting, or if other matters require his attention, he can appoint an acting chairman to take control of the proceedings. For the GPIB, this device becomes the active controller.

At a committee meeting, everyone present usually listens. This is not the case with the GPIB. The controller selects which devices will listen and commands all other devices to ignore what is being transmitted. A device is instructed to listen by being addressed to listen. This device is then referred to as an active listener. Devices which are to ignore the data message are instructed to unlisten.

The reason some devices are instructed to unlisten is quite simple. Suppose a college instructor is presenting the day's

lesson. Each student is told to raise his hand if the instructor has exceeded his ability to keep up while taking notes. hand is raised, the instructor stops his discussion to allow the slower student time to catch up. In this way, the instructor is certain that each and every student receives all the information he is trying to present. Since there are many students in classroom, this exchange of information can be very slow. fact, the rate of information transferred is no faster than slowest note-taker can keep up. A particular student may have a question about the instructor's presentation which is of interest to the rest of the class. The instructor tells the rest of the class to ignore his answer (unlisten) and answers the question at a rate in which the one student can take notes. information transfer can then happen much quicker.

The GPIB transfers information in a similar way. This method of data transfer is called handshaking.

For data transfer on the IEEE 488, the active controller must...

- Unlisten all devices to protect against eavesdroppers.
- Designate who will talk by addressing a device to talk.
- 3. Designate all the devices who are to listen by addressing those devices to listen.
- 4. Indicate to all devices that the data transfer can take place.




Figure 3.1

#### 3.3 SEND IT TO MY ADDRESS

In the previous discussion, the terms addressed to talk and addressed to listen were used. These terms require some clarification as to what they refer to.

The IEEE 488 standard permits up to 15 devices to be configured within one system. Each of these devices must have a unique address to avoid confusion. In a similar fashion, every building in town has a unique address to prevent one home from receiving another home's mail. Exactly how each device's address is set is specific to the product's manufacturer. Some are set by DIP switches in hardware, others by software. Consult the manufacturer's instructions to determine how to set the address.

Addresses are sent with universal (multiline) commands from the system or active controller, such as My Listen Address (MLA), My Talk Address (MTA), Talk Address Group (TAG) and Listen Address Group (LAG).

#### 3.4 BUS MANAGEMENT LINES

Five hardware lines on the GPIB are used for bus management. The associated commands these lines represent are often referred to as uniline (single line) commands.

#### 3.4.1 ATN (ATTENTION)

ATN is one of the most important lines for bus management. Its state determines whether the information contained on the data lines is to be interpreted as data or as a multiline address or command. The active controller is the only bus device that has control of this line.

#### 3.4.2 IFC (INTERFACE CLEAR)

The IFC line is used only by the system controller. It is used to place all bus devices in a known state. Although device configurations vary, the IFC command usually places the devices in the talk and listen idle states.

#### 3.4.3 REN (REMOTE ENABLE)

When the controller sends the REN command, the device will respond to remote operation. Generally, the REN command should be issued before any bus programming is attempted. Only the system controller has control of the remote enable line.

#### 3.4.4 EOI (END OR IDENTIFY)

The EOI line is used to signal the last byte of a multibyte data transfer. The device that asserts EOI depends on the direction of data flow. This line is also used by the active controller to perform a parallel poll.

#### 3.4.5 SRQ (Service Request)

When a device desires the immediate attention of the controller, it asserts SRQ. It is then the controller's responsibility to determine which device requested service. This is accomplished with a serial poll or a parallel poll.

#### 3.5 HANDSHAKE LINES

The GPIB uses three handshake lines in an "I'm ready - Here's the data - I've got it" sequence. This handshake protocol assures reliable data transfer, even at a rate determined by the slowest listener. One line is controlled by the talker, while the other two are shared by all active listeners.

#### 3.5.1 DAV (DATA VALID)

The DAV line is controlled by the talker. The talker outputs data on the bus and waits until NRFD is unasserted which indicates that all addressed listeners are ready to accept the information. At the same time, the talker also verifies that NDAC is asserted which indicates that all listeners have accepted the previous data byte transferred. If these conditions are not met, the talker must wait until the NRFD and the NDAC lines are in the proper state. Once in the proper state, the talker asserts DAV to indicate that the data on the bus is valid.

#### 3.5.2 NRFD (NOT READY FOR DATA)

This line is used by the listeners to inform the talker when they are ready to accept new data. Each listener must unassert this line and will do so at its own rate. This assures that all devices that are to accept the information are ready to receive it.


#### 3.5.3 NDAC (NOT DATA ACCEPTED)

The NDAC line is also controlled by the listeners. This line indicates to the talker that each device addressed to listen has accepted the information. Each device releases NDAC at its own rate, but the NDAC will not go high until the slowest listener has accepted the data byte.

#### 3.6 DATA LINES

The GPIB provides eight data lines for a bit parallel/byte serial data transfer. These eight data lines use the convention of DIØ1 through DIØ8 instead of the binary designation of DØ to D7. The data lines are bi-directional and are active low.

#### Handshake Process



#### 3.7 MULTILINE COMMANDS

Multiline (bus) commands are sent by the active controller over the data bus with ATN asserted. These commands include addressing commands for talk, listen, untalk and unlisten.

#### 3.7.1 GTL (GO TO LOCAL)

#### 3.7.2 LAG (LISTEN ADDRESS GROUP)

There are 31 (0 to 30) listen addresses associated with this group. The 3 most significant bits of the data bus are set to 011 while the 5 least significant bits are the address of the device being told to listen.

#### 3.7.3 UNL (UNLISTEN)

This command tells all bus devices to unlisten. Also known as unaddressed to listen. [\$3F]

#### 3.7.4 TAG (TALK ADDRESS GROUP)

There are 31 ( $\emptyset$  to 30) talk addresses associated with this group. The 3 most significant bits of the data bus are set to 101 while the 5 least significant bits are the address of the device being told to talk.

#### 3.7.5 UNT (UNTALK)

This command tells bus devices to untalk. A more accurate phrase is unaddressed to talk. [\$5F] —

#### 3.7.6 LLO (LOCAL LOCKOUT)

Issuing the LLO command prevents manual control of the instrument's functions. [\$11]  $\Diamond \mathcal{C} \setminus$ 

Arl.a

#### 3.7.7 DCL (DEVICE CLEAR)

This command causes all bus devices to be initialized to a predefined or power up state. [\$14]

ord.T

#### 3.7.8 SDC (SELECTED DEVICE CLEAR)

This causes a single device to be initialized to a predefined or power up state. [\$04]  $c^{\lambda} \ell \setminus D$ 

#### 3.7.9 SPD (SERIAL POLL DISABLE)

The SPD command disables all devices from sending their SERIAL POLL status byte. [\$19]

#### 3.7.10 SPE (SERIAL POLL ENABLE)

A device which is addressed to talk will output its SERIAL POLI status byte after SPE is sent and ATN is unasserted. [\$18]

#### 3.7.11 GET (GROUP EXECUTE TRIGGER)

This command usually signals a group of devices to begin executing a triggered action. This allows actions of different devices to begin simultaneously. [\$08]

Arl. H

#### 3.7.12 TCT (TAKE CONTROL)

This command passes bus control responsibilities from the current controller to another device which has the ability to control.  $[\$\emptyset9]$ 

Ad. I

#### 3.7.13 SCG (SECONDARY COMMAND GROUP)

This indicates that one of the 32 possible commands ( $\emptyset$  to 31) in this group will follow. They must immediately follow a talk or listen address. [ $\$6\emptyset$  to \$7F]

#### 3.7.14 PPC (PARALLEL POLL CONFIGURE)

This configures devices capable of performing a parallel poll as to which data bit they are to assert in response to a Parallel Poll. [\$05]

#### 3.7.15 PPU (PARALLEL POLL UNCONFIGURE)

This disables all devices from responding to a parallel poll. [\$15]  $\mathcal{A}u$ 

#### 3.8 MORE ON SERVICE REQUESTS

Most of the commands covered, both uniline and multiline, are the responsibility of the controller to send and the bus devices to recognize. Most of these happen routinely by the interface and are totally transparent to the system programmer. Other commands are used directly by the user to provide optimum system control. Of the uniline commands, SRQ is very important to the test system and the software designer has easy access to this line by most devices. Service Request is the method by which a bus device can signal to the controller that an event has occurred. It is similar to an interrupt in a microprocessor based system.

Most intelligent bus peripherals have the ability to assert SRQ. A DMM might assert it when its measurement is complete, if its input is overloaded, or for any of an assortment of reasons. A power supply might SRQ if its output has current limited. This is a powerful bus feature that removes the burden from the system controller to periodically inquire, "Are you done yet?". Instead, the controller says. "Do what I told you to do and let me know when you're done" or "Tell me when something is wrong".

Since SRQ is a single line command, there is no way for the controller to determine which device requested the service without additional information. This information is provided by the multiline commands for serial poll and parallel poll.

#### 3.8.1 SERIAL POLL

Suppose the controller receives a service request. For this example, let's assume there are several devices which could assert SRQ. The controller issues an SPE (serial poll enable) command to each device sequentially. If any device responds with D107 asserted it indicates to the controller that it was the device that asserted SRQ. Often times the other bits will indicate why the device wanted service. This serial polling sequence, and any resulting action, is under control of the software designer.

#### 3.8.2 PARALLEL POLL

The parallel poll is another way the controller can determine which device requested service. It provides the who but not necessarily the why. When bus devices are configured for parallel poll, they are assigned one bit on the data bus for their response. By using the Status bit, the logic level of the response can be programmed to allow logical OR/AND conditions on one data line by more than one device. When SRQ is asserted, the controller (under user's software) conducts a parallel poll. The controller must then analyze the eight bits of data received to determine the source of the request. Once the source is determined, a serial poll might be used to determine the why.

Of the two polling types, the serial poll is the most popular due to its ability to determine the who and why. In addition, most devices support serial poll only.

#### SECTION 4

#### SERVICE INFORMATION

#### 4.1 THEORY OF OPERATION

At the heart of the Interface Converter is a 6809 microprocessor [Ul01] supported by 4K bytes of firmware ROM [Ul02 (2732)] and 8K bytes of static RAM [Ul03 (6264).] Ul18 (4020) is used to generate real time interrupts for the firmware operating system. The front panel annunciators are driven by an octal latch [Ul04 (74LS373)]. In addition, Ul04 provides software control of on board hardware.

The communications to and from the serial port are controlled by U105 (6551) through driver U114 (26LS30) and receiver U113 (26LS33).

IEEE 488 communications are controlled by U106 (9914A) throughus drivers/receivers U107 (75160A) and U108 (75162A).

Memory map decoding is accomplished by Ul $\emptyset$ 9 (74LS139) along with Ull $\emptyset$  and Ulll. The memory map is set as follows:

Address	Device	Part Number	<u>Function</u>
\$A000 - \$A007	U106	9914A	IEEE Controller
\$A800 - \$A803	U105	6551	UART
\$B000	U104	74LS373	LED Driver
\$C000 - \$DFFF	U103	6264	Static RAM
\$E000 - \$FFFF	U102	2732	Program ROM

The DIP switches (S1, S2 and S3) are read at power-on through the octal bus transceivers Ul19, Ul20 and Ul21 respectively. Decoding for the drivers is accomplished by Ul22.


Power is supplied to the Interface Converter by an external AC to DC converter and applied through the rear panel power jack. The nominal output of this external unregulated supply is 9 volts DC. This is fed into the internal regulator [Ull6] to provide +5 volts to the interface. Ull7 (1044) is a power inverter and is used to generate the -5 volts DC required by the serial driver Ull4.

# 4.2 CONNECTOR WIRING DIAGRAM


# 4.2.1 IBM-PC TO INTERFACE CONVERTER

IBM - PC Serial Port	Serial488 Serial Port
(DB-25S)	(DB-25P)
TXD 2	2 RXD 3 TXD 4 CTS 5 RTS 6 +Vtest 7 Ground 9 +Vtest

#### 4.3 INTERFACE CONVERTER COMPONENT LAYOUT (MOTHER BOARD)



#### 4.4 INTERFACE CONVERTER COMPONENT LAYOUT (SWITCH BOARD)



#### 4.5 INTERFACE CONVERTER PARTS LIST

C101 C102	
C102	10uF, 25v electrolytic
	<pre>10uF, 25v electrolytic 150pF, ceramic</pre>
C103	470pF, ceramic
C104	Ø.luF, 25v ceramic
C105	0.luF, 25v ceramic
C106	Ø.luF, 25v ceramic
C107	Ø.luF, 25v ceramic
C1Ø8	Ø.luF, 25v ceramic
C109	0.luF, 25v ceramic
C110	Ø.luF, 25v ceramic
C111	Ø.luF, 25v ceramic
C112	Ø.luF, 25v ceramic
C113	Ø.luF, 25v ceramic
C114	Ø.luF, 25v ceramic
C115	Ø.luF, 25v ceramic
C116	2700pF, ceramic
C117	luF, 25v ceramic
C118	27pF, ceramic
	27pF, ceramic
C12Ø	Ø.luF, 25v ceramic
C121	løuF, 25v electrolytic
C122	10UF, 25v electrolytic
C123	Ø.luF, 25v ceramic
C124	Ø.luF, 25v ceramic
C125	Ø.luF, 25v ceramic
C126	Ø.luF, 25v ceramic
C127	Ø.luF, 25v ceramic
D101	ln914 diode
D102	LED, Dialight #550-2406
D103	LED, Dialight #550-2406
D104	LED, Dialight #550-2406
D105	LED, Dialight #550-2406
D106	LED, Dialight #550-2406
J101	Pwr Connector SWCR #712A
J102	Not Used
J103	IEEE Connector
J104	13 x 2 pin header
J105	Not Used
J106	Fem 25 pin SUB D
P101	Not Used
P102	Not Used
P103	26 conductor ribbon assy
R1Ø1	68K ohms, 1/4w, 10% carbon
R102	10K ohms x 9 SIP Network
R103	470 ohms x 9 SIP Network
R104	39 ohms, 1 W, 10% carbon

<u>Schematic</u>	Description
R105 R106 R107 R108 R109 R110	1K ohms, 1/4w, 10% carbon 1K ohms, 1/4w, 10% carbon 10K ohms x 9 SIP Network 10K ohms x 9 SIP Network 10K ohms x 9 SIP Network 1K ohms, 1/4w, 10% carbon
S101 S1 S2 S3	Power Switch 8-pole DIP switch 8-pole DIP switch 8-pole DIP switch
U101 U102 U103 U104 U105 U106 U107 U108 U109 U110 U111 U112 U113 U114 U115 U116 U117	MC6809B Microprocessor MBM2732-45 EPROM HM6264P-15 8k x 8 CMOS RAM SN74LS373 Octal Latch R6551P ACIA TMS9914ANL IEEE Controller SN75160AN Driver SN75162N Driver SN74LS139N Dual Decoder SN74LS02N Quad NOR Gate SN74LS00N Quad NAND Gate SN74LS73N Dual J-K Flip Flop DS26LS33CN RS-422 Receiver DS26LS30CN RS-422 Driver MC14020 Divider LM7805CT +5 Regulator LinTech 1044 Voltage Inverter
U118 U119 U120 U121 U122	74HCT244 Octal Buffer 74HCT244 Octal Buffer 74HCT244 Octal Buffer Not Used SN74LS139N Dual Decoder
Y101	3.6864 MHz Crystal  Power Supply; 115 volts AC  Power Supply; 220 volts AC

#### APPENDIX A

#### ASCII CHARACTER CODES

Dec	Hex	CHR	Dec	Hex	CHR	<u>Dec</u>	Hex	CHR	<u>Dec</u>	Hex	CHR
00	00	NUL	32	20	SPACE	64	40	•	96	60	•
01	01	SOX	33	21	1	65	41	A	97	61	а
02	02	STX	34	22	-	66	42	В	98	62	b
03	03	ETX	35	23	•	67	43	C	99	63	С
04	04	EOT	36	24	\$	68	44	Ð	100	64	đ
05	05	ENQ	37	25	×	69	45	E	101	65	e
06	06	ACK	38	26	&	70	46	F	102	66	.f
07	07	BEL	39	27	•	71	47	G	103	67	9
08	08	BS	40	28	(	72	48	Н	104	68	h
09	09	HT	41	29	)	73	49	1	105	69	i
10	0A	LF	42	2A	*	74	48	J	106	6A	1
11	OB	VT	43	28	+	75	48	K	107	6 <b>B</b>	k
12	OC.	FF	44	2C	•	76	4C	L	108	6C	1
13	OD	CR	45	20	-	77	40	М	109	6D	m
14	0E	50	46	2E		78	Æ	N	110	6E	n
15	OF	SI	47	2F	/	79	<b>4</b> F	0	111	6F	0
16	10	DLE	48	30	0	80	50	P	112	70	P
17	11	DC1	49	31	1	81	51	Q	113	71	<b>q</b>
18	12	DC2	50	32	2	82	52	R	114	72	L
19	13	DC3	51	33	3	83	53	S	115	<b>73</b>	S
20	14	DC4	52	34	4	84	54	T	116	74	t
21	15	NAK	53	35	5	85	55	U	117	75	U
22	16	SYN	54	36	6	86	56	٧	118	76	٧
23	17	ETB	55	37	7	87	57	W	119	77	W
24	18	CAN	56	38	8	88	58	X	120	78	X
25	19	EM	57	<b>39</b>	9	89	<del>59</del>	Y	121	79	y
26	18	SUB	58	3A	:	90	5A	Z	122	<b>7A</b>	Z
27	18	ESCAPE	59	38	;	91	5B	[	123	<b>7B</b>	{
28	1C	FS	60	<b>3C</b>	<	92	5C	\	124	7C	1
29	10	<b>6S</b>	61	<b>3D</b>	-	93	<b>50</b>	]	125	7D	)
30	1E	RS	62	<b>3E</b>	>	94	SE	-	126	7E	~
31	1F	US	63	3F	7	95	5F	~	127	7F	DEL
Dec =			Н	ex = h	exadectr	nal		С	HR = chara	cter	,
LF = i	Line	Feed	а	R - C	arrage Ro	eturn			F = Form F		

DEL = Rubout

#### APPENDIX B

#### SAMPLE PROGRAMS

10	REM***	DUMB TERMINAL PROGRAM FOR THE Interface Converter
15	REM***	Running under IBM basica
2 Ø	REM***	This program allows direct interaction between the
25	REM***	IBM-PC and an IEEE 488 bus device through the
30	REM***	Interface Converter. The Interface Converter must be configured as
35	REM***	the IEEE bus controller.
4 Ø	REM***	end India and controller.
45	REM***	
5ø	REM***	
6Ø	CLS	
7ø	REM***	Set communications parameters of COM1 port
8 Ø		:9600,N,8,1,cs,ds"AS 1
9ø	REM***	Display characters from COM1
100	IFLOC(1)	THEN PRINT INPUT\$ (LOC(1),1);
110	REM***	Transmit any available characters from the keyboard
120	K\$=INKEY\$	· · · · · · · · · · · · · · · · · · ·
130	PRINT #1,	K\$;:PRINTK\$;
140	GOTO 100	••

#### APPENDIX C

#### IEEE COMMAND AND ADDRESS MESSAGES


					_						X = -	ij
\$00 0	\$10 16	\$20 3	2 \$30	48	\$40	64	\$50_	80	\$60	96	\$70 <u>_</u> 1	12
NUL	DLE	SP	0		•		P	- 1		1	P	
		00	16		00		16		SCG		SCG	
\$01 1	\$11 17	\$21	3 \$31	49	\$41	65	\$51	81	\$61	97	\$71 1	13
SOH	ncıl		i 1		l A		Q	1	0		q	
GTL	LLO	01	17		01		17		SCG		SCG_	
\$02 2	\$12 18	\$22 3	4 \$32	50	\$42	66	\$52	82	\$62	98	\$72 1	14
STX	DC2	·	2		В		R				r	
317		02	18		O2 B		18		SCG		SCG	
<b>4</b> 07 7	417 19	¥27 7	14 2 Z	31	842	67	453	83	\$63	99	\$73 1	15
ETY	oca'	******	~   <b>*</b>	: "	ľ	٠.	S	•	C	. * * }	8	
EIA	\$13 19 DC3	0.3	1,0		03 C		ا ورا		sco		sco	
404 4	\$14 20	424	14 AZA	<u> 53</u>	844	Žά	<del>ě</del> ŠA	94	864	100	\$74	116
304 T	317 20	327 .	4	32	D	60	T	. "	d		1	
EOT	DC4 DCL		20	1	~ _		20		ern		SCG	
SOC	DCL \$15 21	V-	- 20		¥	70	400	-	468	101	878	117
		\$25	5/ \$50_	. 35	<b>89</b> 3 _	67	<b>3</b> 33	. 63			*13	
ENQ	NAK	**	]_ 5	)	E		U	,		,	CCC U	
PPC	PPU \$16 22	05	21		05		21	-52	SCO	100	300	
<b>\$</b> 06 6	\$16 22	\$26	38 \$36	54	\$46	70	\$56	. 86	266	102	216	שוו
ACK	SYN		16		F		! V	'	1 1		v	
	1	106	22		06		22		SCG		SCG	
	\$17 23	\$27	39 \$37	55	\$47	71	\$57	87	\$67	103	\$77	119
\$07 7			1 -	•	G	:	¥	,	l g	•	W	
\$07 7 RFI	FTB	,	1 6			,		• 1				
		07	23		07		23		SCG T	<b>,</b>	SCG	
ene a		07	23		07		23	88	SC0 \$	104		
ene a	\$18 24	07 \$28	23 40 \$38	56	07 \$48	72	23 \$58	00	100	107		120
\$06 8 BS	\$18 24 CAN	97 \$28 (	23 40 \$38	<del>56</del>	97 \$48 H	72	23 \$58 X	00	ere P	1	\$78 X	120
\$06 8 BS	\$18 24 CAN	97 \$28 (	23 40 \$38	<del>56</del>	97 \$48 H	72	23 \$58 X	00	ere J	1	\$78 X	120
\$08 8 BS GET \$09 9	\$18 24 CAN SPE	07 \$28 ( 08 \$29	23 40 \$38 24	56 }	07 \$48 H 08 \$49	72	23 \$58 24 \$59	89	SCG \$69	105	\$78 X	120
\$08 8 BS GET \$09 9	\$18 24 CAN SPE	07 \$28 ( 08 \$29	23 40 \$38 24	56 }	07 \$48 H 08 \$49	72	23 \$58 X 24 \$59	89	SCG \$69	105	\$78 X SCG \$79	120
\$08 8 BS GET \$09 9 HT	\$18 24 CAN SPE \$19 25 EM SPO	07 \$28 ( 08 \$29 )	23 40 \$38 24 41 \$39 25	56 57	07 \$48 H 08 \$49 I	72 73	23 \$58 X 24 \$59 Y 25	89	SCG \$69 SCG	105	\$78 X SCG \$79 SCG	120
\$08 8 BS GET \$09 9 HT TCT \$0A 10	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26	07 \$28 ( 08 \$29 ) 09 \$2A	23 40 \$38 24 41 \$39 25	56 57	07 \$48 H 08 \$49 I 09 \$4A	72	23 \$58 24 \$59 Y 25	89	\$CG \$69 \$CG \$6A	105	\$78 X SCG \$79 SCG	12
\$08 8 BS GET \$09 9 HT	\$18 24 CAN SPE \$19 25 EM SPO	07 \$28 ( 08 \$29 ) 09 \$2A	23 40 \$38 24 41 \$39 25	56 57	07 \$48 H 08 \$49 I 09	72	23 \$58 24 \$59 Y 25	89	\$CG \$69 \$CG \$6A	105	\$78 X SCG \$79 SCG \$7A	12
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF	\$18 24 CAN SPE \$19 25 EM SPO \$1A 26 SUB	07 \$28 ( 08 \$29 ) 09 \$2A	23 40 \$38 24 41 \$39 25 42 \$3A 26	56 57 58	07 \$48 H 08 \$49 I 09 \$4A J	72 73	23 \$58 24 \$59 Y 25 \$5A Z	90	\$69 \$69 \$68 \$6A \$6A	105	\$78 X SCG \$79 SCG \$7A Z SCG	12
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB	07 \$28 ( 08 \$29 ) 09 \$2A 10 \$2B	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$38	56 57 58 59	07 \$48 H 08 \$49 I 09 \$4A J	72 73 74	23 \$58 24 \$59 25 \$5A 26 \$5B	90	\$69 \$69 \$CG \$6A \$CG \$6B	105	\$78 X SCG \$79 SCG \$7A Z SCG \$78	12
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF	\$18 24 CAN SPE \$19 25 EM SPO \$1A 26 SUB	07 \$28 ( 08 \$29 ) 09 \$2A *10 \$2B	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$38	56 57 58 59	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B	72 73 74	23 \$58 24 \$59 25 \$5A 26 \$5B	90	\$69 \$69 \$6A \$6A \$CG	105 106 107	\$78 SCG \$79 SCG \$7A Z SCG \$7B	12
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC	07 \$28 ( 08 \$29 ) 09 \$2A 10 \$2B +	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$38	56 57 58 59	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K	72 73 74	23 \$58 X 24 \$59 Y 25 \$5A Z 26 \$5B	90	SCG \$69 SCG \$6A SCG \$6B	105 106 107 k	\$78 SCG \$79 SCG \$7A Z SCG \$7B	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC	07 \$28 ( 08 \$29 ) 09 \$2A 10 \$2B +	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$38 27 44 \$3C	56 57 58 59 60	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K	72 73 74 75	23 \$58 X 24 \$59 Y 25 \$5A Z 26 \$5B	90	SCG \$69 SCG \$6A SCG \$6B	105 106 107 k	\$78 SCG \$79 SCG \$7A Z SCG \$7B (SCG	121
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC	07 \$28 ( 08 \$29 ) 09 \$2A 10 \$2B + 11	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$38 27 44 \$3C	56 57 58 59 60	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K 11	72 73 74 75	23 \$58 24 \$59 25 \$5A 26 \$5B 27 \$5C	90	SCG \$69 SCG \$6A SCG \$6B SCG	105 106 107 k	\$78 X SCG \$79 SCG \$7A Z SCG \$7B (SCG	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT \$0C 12 FF	\$18 24 CAN SPE \$19 25 EM SPO \$1A 26 SUB \$1B 27 ESC \$1C 28 FS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$38 27 44 \$3C	56 57 58 59	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K 11	73	23 \$58 24 \$59 25 \$5A 26 \$5B 27 \$5C	90 91	\$CG \$69 \$CG \$6A \$CG \$6B \$CG \$6C	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7A \$CG \$7B \$CG \$7C \$7C	121
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT \$0C 12 FF	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$38 27 44 \$3C	56 57 58 59	07 \$48 H 08 \$49 09 \$4A J 10 \$4B K 11 \$4C L 12	73 74 74 75	23 \$58 X 24 \$59 25 \$5A Z 26 \$5B [ 27 \$5C 28	90 91 92	SCG \$69 SCG \$6A SCG \$6B SCG \$6C	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT \$0C 12 FF	\$18 24 CAN SPE \$19 25 EM SPO \$1A 26 SUB \$1B 27 ESC \$1C 28 FS	07 \$28 (08 \$29 09 \$2A 10 \$2B + 11 \$2C 12	23 40 \$38 5 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28	56 57 58 59 60	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K 11 \$4C L 12	78 78 76 76	23 \$58 24 \$59 25 \$5A 26 \$5B 27 \$5C 28	90 91 92	\$CG \$69 \$CG \$6A \$CG \$6B \$CG \$6C \$6C	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7D	12:
\$08 8 BS SET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$18 27 ESC \$1C 28 FS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$38 27 44 \$3C 28 45 \$3D	56 57 58 59 60	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K 11 \$4C L 12	72 73 74 75	25 \$58 X 24 \$59 25 \$5A 26 \$5B 27 \$5C 28 29	90 91 92 98	SCG \$69 SCG \$6A SCG \$6B SCG \$6C SCG \$6C	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7D \$CG	12:
\$08 8 BS SET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$18 27 ESC \$1C 28 FS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C	23 40 \$38 5 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28	56 57 58 59 60	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K 11 \$4C L 12 \$4D M	72 73 74 75 76	25 \$58 X 24 \$59 Y 25 \$5A 26 \$5B 27 \$5C 28 \$50 29 \$5E	90 91 92 98	SCG \$69 SCG \$6A SCG \$6B SCG \$6C SCG \$6C	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7D	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT \$0C 12 FF \$0D 13 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C 12 \$2D	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E	56 57 58 59 60 61	07 \$48 H 08 \$49 I 09 \$4A J 10 \$4B K 11 \$4C L 12	72 73 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$5B 27 \$5C 28 \$5C 29 \$5E	90 91 92 98	SCG \$69 SCG \$6A SCG \$6B SCG \$6C SCG \$6D SCG \$6E	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7C \$CG \$7C	12:
\$08 8 \$5 6ET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF \$00 13 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C 12 \$2D	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E	56 57 58 59 60 61 61	07 \$48 H 08 \$49 10 \$4A J \$4B K 11 \$4C L 12 \$4D N 13	72 78 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$58 27 \$5C 29 \$5E 30	90 91 92 93	\$CG \$69 \$CG \$6A \$CG \$6B \$CG \$6C \$CG \$6C \$CG \$6E \$CG	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7D \$CG \$7E \$CG	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT \$0C 12 FF \$0D 13 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C 12 \$2D	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E	56 57 58 59 60 61 61	07 \$48 H 08 \$49 10 \$4A J \$4B K 11 \$4C L 12 \$4D N 13	72 78 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$58 27 \$5C 29 \$5E 30	90 91 92 93	\$CG \$69 \$CG \$6A \$CG \$6B \$CG \$6C \$CG \$6C \$CG \$6E \$CG	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7C \$CG \$7C	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF \$00 18 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS \$1E 30 RS	07 \$28 (08 \$29 )09 \$2A 10 \$2B +11 \$2C 12 \$2D -13 \$2E 14	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E 30 47 \$3F	56 57 58 59 60 61 61	07 \$48 H 08 \$49 10 \$4A J \$4B K 11 \$4C L 12 \$4D N 13	72 78 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$5B 27 \$5C 28 \$5C 29 \$5E 30 \$5F	90 91 92 98 98 99	\$CG \$69 \$CG \$6A \$CG \$6B \$CG \$6C \$CG \$6C \$CG \$6E \$CG	105 106 107 108 109 m	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7D \$CG \$7C \$CG \$7D \$CG	12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$0B 11 VT \$0C 12 FF \$0D 13 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C 12 \$2D - 13 \$2F /	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E 30 47 \$3F	56 57 58 59 60 61 61	07 \$48 08 \$49 09 \$4A 10 \$4B K 11 \$4C L 12 \$4D 13 \$4E 14 14	72 78 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$5B 27 \$5C 28 \$5C 29 \$5E 30 \$5F	90 91 92 98 98 99	\$CG \$69 \$CG \$6A \$CG \$6B \$CG \$6C \$CG \$6C \$CG \$6E \$CG	106 106 107 108 108 108 108 108	\$78 \$CG \$79 \$CG \$7A \$CG \$7B \$CG \$7C \$CG \$7D \$CG \$7C \$CG \$7D \$CG	12: 12: 12: 12: 12: 12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF \$0D 18 CR \$0F 15	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS \$1E 30 RS	07 \$28 (08 \$29 )09 \$2A 10 \$2B +11 \$2C 12 \$2D -13 \$2E 14	23 40 \$38 8 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E 30 47 \$3F	56 57 58 59 60 61 61	07 \$48 H 08 \$49 10 \$4A J \$4B K 11 \$4C L 12 \$4D N 13	72 78 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$58 27 \$5C 29 \$5E 30	90 91 92 98 98 99	\$CG \$69 \$6A \$CG \$6B \$CG \$6C \$CG \$6D \$CG \$6E \$CG \$6E	106 106 107 108 108 108 108 108	\$78 \$CG \$79 \$CG \$7A \$CG \$7A \$CG \$7B \$CG \$7C \$7C \$CG \$7D \$CG \$7F \$CG	120 121 122 123 124
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF \$00 18 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS \$1E 30 RS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C 12 \$2D - 13 \$2F /	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E 30 47 \$3F	56 57 58 59 60 61 61	07 \$48 08 \$49 09 \$4A 10 \$4B K 11 \$4C L 12 \$4D 13 \$4E 14 14	72 78 74 75 76	23 \$58 X 24 \$59 25 \$5A 26 \$5B 27 \$5C 28 \$5C 29 \$5E 30 \$5F	90 91 92 98 98 99	\$CG \$69 \$6A \$CG \$6B \$CG \$6C \$CG \$6D \$CG \$6E \$CG \$6E	106 106 107 108 108 108 108 108	\$78 \$CG \$79 \$CG \$7A \$CG \$7A \$CG \$7B \$CG \$7C \$7C \$CG \$7D \$CG \$7F \$CG	12: 12: 12: 12: 12:
\$08 8 BS GET \$09 9 HT TCT \$0A 10 LF \$08 11 VT \$0C 12 FF \$00 18 CR	\$18 24 CAN SPE \$19 25 EM SPD \$1A 26 SUB \$1B 27 ESC \$1C 28 FS \$1D 29 GS \$1E 30 RS	07 \$28 (08 \$29 ) 09 \$2A 10 \$2B + 11 \$2C 12 \$2D - 13 \$2F /	23 40 \$38 24 41 \$39 25 42 \$3A 26 43 \$3B 27 44 \$3C 28 45 \$3D 29 46 \$3E 30 47 \$3F	56 57 58 59 60 61 61	07 \$48 08 \$49 09 \$4A 10 \$4B K 11 \$4C L 12 \$4D 13 \$4E 14 14	72 73 74 75 76 77 77	23 \$58 X 24 \$59 25 \$5A 26 \$5B 27 \$5C 28 \$5C 29 \$5E 30 \$5F	90 91 92 98 98 99	\$CG \$69 \$6A \$CG \$6B \$CG \$6C \$CG \$6D \$CG \$6E \$CG \$6E	105 106 107 k	\$78 \$CG \$79 \$CG \$7A \$CG \$7A \$CG \$7B \$CG \$7C \$7C \$CG \$7D \$CG \$7F \$CG	120 121 122 123 124

Note: ACG = Addressed Command Group UCG = Universal Command Group LAG = Listen Address Group

TAG = Telk Address Group SCG = Secondary Command Group

36

# APPENDIX D CONTROLLER PASS-THRU DIAGRAM



# NOTES

# NOTES

